



## ARM Cortex™-M0 32-BIT MICROCONTROLLER

# NuMicro™ Family NUC120 Series Product Brief

*The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.*

*Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.*

*All data and specifications are subject to change without notice.*

*For additional information or questions, please contact: Nuvoton Technology Corporation*



Table of Contents-

1	GENERAL DESCRIPTION .....	3
2	FEATURES .....	3
3	PARTS INFORMATION LIST AND PIN CONFIGURATION .....	7
3.1	Products Selection Guide .....	7
3.1.1	NUC120 series USB Line Selection Guide (Medium Density) .....	7
3.1.2	NUC120 series USB Line Selection Guide (Low Density) .....	7
3.2	Pin Configuration .....	8
3.2.1	NUC120 LQFP 100 pin .....	8
3.2.2	NUC120 LQFP 64 pin .....	9
3.2.3	NUC120 LQFP 48 pin .....	10
4	ELECTRICAL CHARACTERISTICS .....	11
4.1	Absolute Maximum Ratings .....	11
4.2	DC Electrical Characteristics .....	12
4.3	AC Electrical Characteristics .....	16
4.3.1	External XTAL1 Oscillator .....	16
4.3.2	External 32kHz XTAL Oscillator .....	18
4.3.3	Internal 22.1184MHz Oscillator .....	18
4.3.4	Internal 10kHz Oscillator .....	18
4.4	Analog Characteristics .....	19
4.4.1	Specification of 12-bit SARADC .....	19
4.4.2	Specification of LDO & Power management .....	20
4.4.3	Specification of Low Voltage Reset .....	21
4.4.4	Specification of Brownout Detector .....	21
4.4.5	Specification of Power-On Reset (5V) .....	21
4.4.6	Specification of Temperature Sensor .....	22
4.4.7	Specification of Comparator .....	22
4.4.8	Specification of USB PHY .....	23
5	PACKAGE DIMENSIONS .....	25
5.1.1	100L LQFP (14x14x1.4 mm footprint 2.0mm) .....	25
5.1.2	64L LQFP (10x10x1.4mm footprint 2.0 mm ) .....	26
5.1.3	48L LQFP (7x7x1.4mm footprint 2.0mm) .....	27
6	REVISION HISTORY .....	28



## 1 GENERAL DESCRIPTION

The NUC120 series are 32-bit microcontrollers with embedded ARM® Cortex™-M0 core for industrial control and applications need USB communication. The Cortex™-M0 is the newest ARM embedded processor with 32-bit performance and at a cost equivalent traditional 8-bit microcontroller.

The NUC120 series embeds Cortex™-M0 core running up to 50 MHz with 32K/64K/128K-byte embedded flash and 4K/8K/16K-byte embedded SRAM. It also equips with plenty of peripheral devices, such as Timers, Watchdog Timer, RTC, PDMA, UART, SPI/SSP, I<sup>2</sup>C, I<sup>2</sup>S, PWM Timer, GPIO, USB 2.0 FS Device, 12-bit ADC, Analog Comparator, Low Voltage Detector and Brown-out detector.

## 2 FEATURES

- Core
  - ARM® Cortex™-M0 core runs up to 50 MHz.
  - One 24-bit system timer.
  - Supports low power sleep-mode.
  - Single-cycle 32-bit hardware multiplier.
  - NVIC for the 32 interrupt inputs, each with 4-levels of priority.
  - Serial Wire Debug supports with 2 watchpoints/4 breakpoints.
- Wide operating voltage ranges from 2.5V to 5.5V
- Flash EPROM Memory
  - 32K/64K/128K bytes Flash EPROM for program code.
  - 4KB flash for ISP loader
  - Support In-system program(ISP) and In-application program(IAP) application code update
  - 512 byte page erase for flash
  - Configurable data flash address and size for 128KB system, fixed 4KB data flash for the 32KB and 64KB system.
  - Support 2 wire ICP update from ICE interface
  - Support fast parallel programming mode by external programmer.
- SRAM Memory
  - 4K/8K/16K bytes embedded SRAM.
  - Support PDMA mode
- PDMA (Peripheral DMA)
  - Support 9 channels PDMA for automatic data transfer between SRAM and peripherals.
- Clock Control
  - Flexible selection for different applications.
  - Build-in 22 MHz OSC (Trimmed to 1%) for system operation, and low power 10 kHz OSC for watchdog and wakeup sleep operation.
  - Support one PLL, up to 50 MHz, for high performance system operation.
  - External 12 MHz crystal input for USB and precise timing operation.
  - External 32 kHz crystal input for RTC function and low power system operation.



- GPIO
  - Four I/O modes:
    - ◆ Quasi bi-direction
    - ◆ Push-Pull output
    - ◆ Open-Drain output
    - ◆ Input only with high impedance
  - TTL/Schmitt trigger input selectable.
  - I/O pin can be configured as interrupt source with edge/level setting.
  - High driver and high sink IO mode support.
- Timers
  - 4 sets of 24-bit timer with 8-bit prescaler.
  - Counter auto reload.
- Watch Dog Timer
  - Default ON/OFF by configuration setting
  - Multiple clock sources
  - 8 selectable time out period from 6ms ~ 3.0sec (depends on clock source)
  - WDT can wake up power down/sleep.
  - Interrupt or reset selectable on watchdog time-out.
- RTC
  - Support software compensation by setting frequency compensate register (FCR)
  - Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
  - Support Alarm registers (second, minute, hour, day, month, year)
  - Selectable 12-hour or 24-hour mode
  - Automatic leap year recognition
  - Support time tick interrupt
  - Support wake up function.
- PWM/Capture
  - Built-in up to four 16-bit PWM generators provide eight PWM outputs or four complementary paired PWM outputs.
  - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM.
  - PWM interrupt synchronous to PWM period.
  - Up to eight 16-bit digital Capture timers (shared with PWM timers) provide eight rising/falling capture inputs.
  - Support Capture interrupt
- UART
  - Up to three compatible 16550 UART devices.
  - UART ports with flow control (TX, RX, CTS and RTS)
  - UART0 with 64-byte FIFO is for high speed
  - UART1/2(optional) with 16-byte FIFO for standard device
  - Support IrDA (SIR) function
  - Programmable baud-rate generator up to 1/16 system clock
  - Support PDMA mode



- SPI
  - Up to four sets of SPI device.
  - Master up to 16 Mbps / Slave up to 10 Mbps.
  - Support MICROWIRE/SPI master/slave mode (SSP)
  - Full duplex synchronous serial data transfer
  - Variable length of transfer data from 1 to 32 bits
  - MSB or LSB first data transfer
  - Rx and Tx on both rising or falling edge of serial clock independently
  - 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
  - Byte Sleeping mode in 32-bit transmission
  - Support PDMA mode
- I<sup>2</sup>C
  - Two sets of I<sup>2</sup>C device.
  - Master/Slave up to 1Mbit/s
  - Bidirectional data transfer between masters and slaves
  - Multi-master bus (no central master).
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
  - Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
  - Programmable clocks allow versatile rate control.
  - I<sup>2</sup>C-bus controllers support multiple address recognition ( two slave address with mask option)
- I<sup>2</sup>S
  - Interface with external audio CODEC
  - Operate as either master or slave mode
  - Capable of handling 8, 16, 24, and 32 bit word sizes
  - Mono and stereo audio data supported
  - I<sup>2</sup>S and MSB justified data format supported
  - Two 8 word FIFO data buffers are provided, one for transmit and one for receive
  - Generates interrupt requests when buffer levels cross a programmable boundary
  - Support two DMA requests, one for transmit and one for receive
- USB 2.0 Full-Speed Device
  - One set of USB 2.0 FS Device 12Mbps
  - On-chip USB Transceiver.
  - Provide 1 interrupt source with 4 interrupt events.
  - Support Control, Bulk In/Out, Interrupt and Isochronous transfers.
  - Auto suspend function when no bus signaling for 3 ms.
  - Provide 6 programmable endpoints.
  - Include 512 Bytes internal SRAM as USB buffer.
  - Provide remote wakeup capability.
  - Support PDMA mode



- ADC
  - 12-bit SAR ADC with 800ksps
  - Up to 8-ch single-end mode or 4-ch differential mode
  - Single scan/single cycle scan/continuous scan
  - Each channel with individual result register
  - Scan on enabled channels
  - Threshold voltage detection
  - Conversion start by S/W, external pins
  - Support PDMA Mode
- Analog Comparator
  - Two analog comparator modules
  - External input or internal bandgap voltage selectable at negative node
  - Interrupt when compare result change
  - Power down wake up
- One built-in temperature sensor with 1°C resolution.
- Brown-out detector
  - With 4 levels: 4.5V/3.8V/2.7V/2.2V
  - Support Brownout Interrupt and Reset option
- One built-in LDO
- Low Voltage Reset
- Operating Temperature: -40°C~85°C
- Packages:
  - All Green package (RoHS)
    - ◆ LQFP 100-pin / 64-pin / 48-pin



## 3 PARTS INFORMATION LIST AND PIN CONFIGURATION

### 3.1 Products Selection Guide

#### 3.1.1 NUC120 series USB Line Selection Guide (Medium Density)

Part number	Flash	SRAM	Connectivity				I <sup>2</sup> S	PWM	Comp.	ADC	Timer	RTC	ISP ICP	I/O	Package
			UART	SPI/SSI	I <sup>2</sup> C	USB									
NUC120LE3AN	128 KB	16 KB	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	v	up to 31	LQFP48
NUC120LD3AN	64 KB	16 KB	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	v	up to 31	LQFP48
NUC120RE3AN	128 KB	16 KB	2	2	2	1	1	6	2	8x12-bit	4x32-bit	v	v	up to 45	LQFP64
NUC120RD3AN	64 KB	16 KB	2	2	2	1	1	6	2	8x12-bit	4x32-bit	v	v	up to 45	LQFP64
NUC120VE3AN	128 KB	16 KB	3	4	2	1	1	8	2	8x12-bit	4x32-bit	v	v	up to 76	LQFP100
NUC120VD3AN	64 KB	16 KB	3	4	2	1	1	8	2	8x12-bit	4x32-bit	v	v	up to 76	LQFP100
NUC120VD2AN	64 KB	8 KB	3	4	2	1	1	8	2	8x12-bit	4x32-bit	v	v	up to 76	LQFP100

#### 3.1.2 NUC120 series USB Line Selection Guide (Low Density)


※The following parts support one-channel PDMA

Part number	Flash	SRAM	Connectivity				I <sup>2</sup> S	PWM	Comp.	ADC	Timer	RTC	ISP ICP	I/O	Package
			UART	SPI/SSI	I <sup>2</sup> C	USB									
NUC120LD2AN	64 KB	8 KB	2	1	2	1	1	4	1	8x12-bit	4x32-bit	v	v	up to 31	LQFP48
NUC120LD1AN	64 KB	4 KB	2	1	2	1	1	4	1	8X12-Bit	4x32-bit	v	v	up to 31	LQFP48
NUC120LC1AN	32 KB	4 KB	2	1	2	1	1	4	1	8X12-Bit	4x32-bit	v	v	up to 31	LQFP48
NUC120RD2AN	64 KB	8 KB	2	2	2	1	1	4	2	8x12-bit	4x32-bit	v	v	up to 45	LQFP64
NUC120RD1AN	64 KB	4 KB	2	2	2	1	1	4	2	8X12-Bit	4x32-bit	v	v	up to 45	LQFP64
NUC120RC1AN	32 KB	4 KB	2	2	2	1	1	4	2	8X12-Bit	4x32-bit	v	v	up to 45	LQFP64



## 3.2 Pin Configuration


### 3.2.1 NUC120 LQFP 100 pin








## 3.2.2 NUC120 LQFP 64 pin





## 3.2.3 NUC120 LQFP 48 pin





## 4 ELECTRICAL CHARACTERISTICS

### 4.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Oscillator Frequency	1/t <sub>CLCL</sub>	0	40	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into V <sub>DD</sub>		-	120	mA
Maximum Current out of V <sub>SS</sub>			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life and reliability of the device.



## 4.2 DC Electrical Characteristics

(VDD-VSS=3.3V, TA = 25°C, F<sub>osc</sub> = 50 MHz unless otherwise specified.)

PARAMETER	SYM.	SPECIFICATION				TEST CONDITIONS
		MIN.	TYP.	MAX.	UNIT	
Operation voltage	V <sub>DD</sub>	2.5		5.5	V	V <sub>DD</sub> = 2.5V ~ 5.5V up to 50 MHz
Power Ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO Output Voltage (bypass = 0)	V <sub>LDO</sub>	-10%	2.45	+10%	V	V <sub>DD</sub> > 2.7V
LDO Output Voltage (bypass = 0)	V <sub>LDO</sub>	-10%	V <sub>DD</sub>	+10%	V	V <sub>DD</sub> < 2.7V
Analog Operating Voltage	AV <sub>DD</sub>	0		V <sub>DD</sub>	V	
Analog Reference Voltage	V <sub>ref</sub>	0		AV <sub>DD</sub>	V	
Operating Current Normal Run Mode @ 50Mhz	I <sub>DD1</sub>		54		mA	V <sub>DD</sub> = 5.5V@50Mhz, enable all IP and PLL, XTAL=12MHz
	I <sub>DD2</sub>		31		mA	V <sub>DD</sub> = 5.5V@50Mhz, disable all IP and enable PLL, XTAL=12MHz
	I <sub>DD3</sub>		51		mA	V <sub>DD</sub> = 3V@50Mhz, enable all IP and PLL, XTAL=12MHz
	I <sub>DD4</sub>		28		mA	V <sub>DD</sub> = 3V@50Mhz, disable all IP and enable PLL, XTAL=12MHz
Operating Current Normal Run Mode @ 12Mhz	I <sub>DD5</sub>		22		mA	V <sub>DD</sub> = 5.5V@12Mhz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>DD6</sub>		14		mA	V <sub>DD</sub> = 5.5V@12Mhz, disable all IP and disable PLL, XTAL=12MHz
	I <sub>DD7</sub>		20		mA	V <sub>DD</sub> = 3V@12Mhz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>DD8</sub>		12		mA	V <sub>DD</sub> = 3V@12Mhz, disable all IP and disable PLL, XTAL=12MHz

# NUC120 Series Product Brief



Operating Current Normal Run Mode @ 4Mhz	I <sub>DD9</sub>		15		mA	V <sub>DD</sub> = 5V@4Mhz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD10</sub>		11		mA	V <sub>DD</sub> = V@4Mhz, disable all IP and disable PLL, XTAL=4MHz
	I <sub>DD11</sub>		13		mA	V <sub>DD</sub> = 3V@4Mhz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>DD12</sub>		9		mA	V <sub>DD</sub> = 3V@4Mhz, disable all IP and disable PLL, XTAL=4MHz
Operating Current Idle Mode @ 50Mhz	I <sub>IDLE1</sub>		38		mA	V <sub>DD</sub> = 5.5V@50Mhz, enable all IP and PLL, XTAL=12MHz
	I <sub>IDLE2</sub>		15		mA	V <sub>DD</sub> =5.5V@50Mhz, disable all IP and enable PLL, XTAL=12MHz
	I <sub>IDLE3</sub>		35		mA	V <sub>DD</sub> = 3V@50Mhz, enable all IP and PLL, XTAL=12MHz
	I <sub>IDLE4</sub>		13		mA	V <sub>DD</sub> = 3V@50Mhz, disable all IP and enable PLL, XTAL=12MHz
Operating Current Idle Mode @ 12Mhz	I <sub>IDLE5</sub>		13		mA	V <sub>DD</sub> = 5.5V@12Mhz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE6</sub>		5.5		mA	V <sub>DD</sub> = 5.5V@12Mhz, disable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE7</sub>		12		mA	V <sub>DD</sub> = 3V@12Mhz, enable all IP and disable PLL, XTAL=12MHz
	I <sub>IDLE8</sub>		4		mA	V <sub>DD</sub> = 3V@12Mhz, disable all IP and disable PLL, XTAL=12MHz
Operating Current Idle Mode @ 4Mhz	I <sub>IDLE9</sub>		8.5		mA	V <sub>DD</sub> = 5V@4Mhz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE10</sub>		3.5		mA	V <sub>DD</sub> = V@4Mhz, disable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE11</sub>		7		mA	V <sub>DD</sub> = 3V@4Mhz, enable all IP and disable PLL, XTAL=4MHz
	I <sub>IDLE12</sub>		2.5		mA	V <sub>DD</sub> = 3V@4Mhz, disable all IP and disable PLL, XTAL=4MHz

# NUC120 Series Product Brief



Standby Current Power-down Mode (Deep Sleep Mode)	$I_{PWD1}$		23		$\mu\text{A}$	$V_{DD} = 5.5\text{V}$ , RTC OFF, No load @ Disable BOV function
	$I_{PWD2}$		18		$\mu\text{A}$	$V_{DD} = 3.3\text{V}$ , RTC OFF, No load @ Disable BOV function
	$I_{PWD3}$		28		$\mu\text{A}$	$V_{DD} = 5.5\text{V}$ , RTC run, No load @ Disable BOV function
	$I_{PWD4}$		22		$\mu\text{A}$	$V_{DD} = 3.3\text{V}$ , RTC run, No load @ Disable BOV function
Input Current PA, PB, PC, PD, PE	$I_{IN1}$	-60	-	+15	$\mu\text{A}$	$V_{DD} = 5.5\text{V}$ , $V_{IN} = 0\text{V}$ or $V_{IN} = V_{DD}$
Input Current at /RESET <sup>[1]</sup>	$I_{IN2}$	-55	-45	-30	$\mu\text{A}$	$V_{DD} = 5.5\text{V}$ , $V_{IN} = 0.45\text{V}$
Input Leakage Current PA, PB, PC, PD, PE	$I_{LK}$	-2	-	+2	$\mu\text{A}$	$V_{DD} = 5.5\text{V}$ , $0 < V_{IN} < V_{DD}$
Logic 1 to 0 Transition Current PA~PE (Quasi-bidiretional mode)	$I_{TL}$ <sup>[3]</sup>	-650	-	-200	$\mu\text{A}$	$V_{DD} = 5.5\text{V}$ , $V_{IN} < 2.0\text{V}$
Input Low Voltage PA, PB, PC, PD, PE (TTL input)	$V_{IL1}$	-0.3	-	1.0	V	$V_{DD} = 4.5\text{V}$
		-0.3	-	0.6		$V_{DD} = 2.5\text{V}$
Input High Voltage PA, PB, PC, PD, PE (TTL input)	$V_{IH1}$	2.2	-	$V_{DD} + 0.2$	V	$V_{DD} = 5.5\text{V}$
		1.5	-	$V_{DD} + 0.2$		$V_{DD} = 3.0\text{V}$
Input Low Voltage XT1 <sup>[2]</sup>	$V_{IL3}$	0	-	0.8	V	$V_{DD} = 4.5\text{V}$
		0	-	0.4		$V_{DD} = 3.0\text{V}$
Input High Voltage XT1 <sup>[2]</sup>	$V_{IH3}$	3.5	-	$V_{DD} + 0.2$	V	$V_{DD} = 5.5\text{V}$
		2.4	-	$V_{DD} + 0.2$		$V_{DD} = 3.0\text{V}$
Input Low Voltage X321 <sup>[2]</sup>	$V_{IL4}$	0	-	0.8		
		0	-	0.4		
Input High Voltage X320 <sup>[2]</sup>	$V_{IH4}$	3.5	-	$V_{DD} + 0.2$		
		2.4	-	$V_{DD} + 0.2$		
Negative going threshold (Schmitt input), /RST	$V_{ILS}$	-0.5	-	$0.3V_{DD}$	V	
Positive going threshold (Schmitt input), /RST	$V_{IHS}$	$0.7V_{DD}$	-	$V_{DD} + 0.5$	V	
Internal /RST pin pull up resistor	$R_{RST}$	50		100	K $\Omega$	
Hysteresis voltage	$V_{HY}$		$0.2V_{DD}$		V	

# NUC120 Series Product Brief




Source Current PA, PB, PC, PD, PE (Quasi-bidirectional Mode)	$I_{SR11}$	-300	-370	-450	$\mu\text{A}$	$V_{DD} = 4.5\text{V}, V_S = 2.4\text{V}$
	$I_{SR12}$	-50	-70	-90	$\mu\text{A}$	$V_{DD} = 2.7\text{V}, V_S = 2.2\text{V}$
	$I_{SR12}$	-40	-60	-80	$\mu\text{A}$	$V_{DD} = 2.5\text{V}, V_S = 2.0\text{V}$
Source Current PA, PB, PC, PD, PE (Push-pull Mode)	$I_{SR21}$	-20	-24	-28	$\text{mA}$	$V_{DD} = 4.5\text{V}, V_S = 2.4\text{V}$
	$I_{SR22}$	-4	-6	-8	$\text{mA}$	$V_{DD} = 2.7\text{V}, V_S = 2.2\text{V}$
	$I_{SR22}$	-3	-5	-7	$\text{mA}$	$V_{DD} = 2.5\text{V}, V_S = 2.0\text{V}$
Sink Current PA, PB, PC, PD, PE (Quasi-bidirectional and Push-pull Mode)	$I_{SK1}$	10	16	20	$\text{mA}$	$V_{DD} = 4.5\text{V}, V_S = 0.45\text{V}$
	$I_{SK1}$	7	10	13	$\text{mA}$	$V_{DD} = 2.7\text{V}, V_S = 0.45\text{V}$
	$I_{SK1}$	6	9	12	$\text{mA}$	$V_{DD} = 2.5\text{V}, V_S = 0.45\text{V}$
Brownout voltage with BOV_VL [1:0] =00b	$V_{BO2.2}$	2.1	2.2	2.3	V	
Brownout voltage with BOV_VL [1:0] =01b	$V_{BO2.7}$	2.6	2.7	2.8	V	
Brownout voltage with BOV_VL [1:0] =10b	$V_{BO3.8}$	3.7	3.8	3.9	V	
Brownout voltage with BOV_VL [1:0] =11b	$V_{BO4.5}$	4.4	4.5	4.6	V	
Hysteresis range of BOD voltage	$V_{BH}$	30	-	150	mV	$V_{DD} = 2.5\text{V}\sim 5.5\text{V}$

Notes:

1. /RST pin is a Schmitt trigger input.
2. XTAL1 is a CMOS input.
3. Pins of P0, P1, P2, P3 and P4 can source a transition current when they are being externally driven from 1 to 0. In the condition of  $V_{DD}=5.5\text{V}$ , the transition current reaches its maximum value when  $V_{in}$  approximates to 2V.

## 4.3 AC Electrical Characteristics



Note: Duty cycle is 50%.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITION
Clock High Time	$t_{CHCX}$	20	-	-	nS	
Clock Low Time	$t_{CLCX}$	20	-	-	nS	
Clock Rise Time	$t_{CLCH}$	-	-	10	nS	
Clock Fall Time	$t_{CHCL}$	-	-	10	nS	

### 4.3.1 External XTAL1 Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	°C
$V_{DD}$	-	2.5	5	5.5	V



### 4.3.1.1 Typical Crystal Application Circuits

CRYSTAL	C1	C2	R
4MHz ~ 24 MHz	without	without	without




Figure 4-1 Typical Crystal Application Circuit



## 4.3.2 External 32kHz XTAL Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	-	32.768	-	kHz
Temperature	-	-40	-	85	°C
V <sub>DD</sub>	-	2.5	-	5.5	V
Operating current	V <sub>DD</sub> = 5V	-	5	-	uA

## 4.3.3 Internal 22.1184MHz Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	22.1184	-	MHz
Calibrated Internal Oscillator Frequency	+25°C; V <sub>DD</sub> =5V	-1	-	+1	%
	-40°C~+85°C; V <sub>DD</sub> =2.5V~5.5V	-3	-	+3	%
Operating current	V <sub>DD</sub> =5V	-	500	-	uA

## 4.3.4 Internal 10kHz Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrated Internal Oscillator Frequency	+25°C; V <sub>DD</sub> =5V	-30	-	+30	%
	-40°C~+85°C; V <sub>DD</sub> =2.5V~5.5V	-50	-	+50	%
Operating current	V <sub>DD</sub> =5V	-	5	-	uA

Notes:

1. Internal operation voltage comes from LDO.



## 4.4 Analog Characteristics

### 4.4.1 Specification of 12-bit SARADC

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT
Resolution	-	-	-	12	Bit
Differential nonlinearity error	DNL	-	±3	-	LSB
Integral nonlinearity error	INL	-	±4	-	LSB
Offset error	EO	-	±1	10	LSB
Gain error (Transfer gain)	EG	-	1	1.005	-
Monotonic	-	Guaranteed			-
ADC clock frequency	FADC	-	-	20	MHz
Calibration time	TCAL	-	127	-	Clock
Sample time	TS	-	7	-	Clock
Conversion time	TADC	-	13	-	Clock
Sample rate	FS	-	-	800	Ksps
Supply voltage	V <sub>LDO</sub>	-	2.5	-	V
	V <sub>ADD</sub>	3	-	5.5	V
Supply current (Avg.)	I <sub>DD</sub>	-	0.5	-	mA
	I <sub>DDA</sub>	-	1.5	-	mA
Reference voltage	VREF	-	V <sub>DDA</sub>	-	V
Reference current (Avg.)	IREFP	-	1	-	mA
Input voltage range	V <sub>IN</sub>	0	-	VREF	V
Capacitance	C <sub>IN</sub>	-	5	-	pF

## 4.4.2 Specification of LDO & Power management

PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Input Voltage	2.7	5	5.5	V	V <sub>DD</sub> input voltage
Output Voltage (bypass=0)	-10%	2.45	+10%	V	LDO output voltage
Output Voltage (bypass=1)	-10%	Input Voltage	+10%	V	Input Voltage < 2.7V
Temperature	-40	25	85	oC	
Quiescent Current (PD=0, bypass=0)	-	100	-	uA	
Quiescent Current (PD=1, bypass=0)	-	5	-	uA	
Quiescent Current (PD=1, bypass=1)	-	5	-	uA	
Iload (PD=0)	-	-	100	mA	
Iload (PD=1)	-	-	100	uA	
Cbp	-	1u	-	F	Resr=1ohm
Cload	-	250p	-	F	

Note:

1. It is recommended that a 10uF or higher capacitor and a 100nF bypass capacitor are connected between VDD and the closest VSS pin of the device.
2. For ensuring power stability, a 4.7uF or higher capacitor must be connected between LDO pin and the closest VSS pin of the device. Also a 100nF bypass capacitor between LDO and VSS help suppressing output noise.



#### 4.4.3 Specification of Low Voltage Reset

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	1.7	-	5.5	V
Quiescent current	VDD5V=5.5V	-	-	5	uA
Temperature	-	-40	25	85	°C
Threshold voltage	Temperature=25°	1.7	2.0	2.3	V
	Temperature=-40°	-	2.4	-	V
	Temperature=85°	-	1.6	-	V
Hysteresis	-	0	0	0	V

#### 4.4.4 Specification of Brownout Detector

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Operation voltage	-	2.5	-	5.5	V
Quiescent current	AVDD=5.5V	-	-	125	μA
Temperature	-	-40	25	85	°C
Brown-out voltage	BOV_VL[1:0]=11	4.4	4.5	4.6	V
	BOV_VL [1:0]=10	3.7	3.8	3.9	V
	BOV_VL [1:0]=01	2.6	2.7	2.8	V
	BOV_VL [1:0]=00	2.1	2.2	2.3	V
Hysteresis	-	30m	-	150m	V

#### 4.4.5 Specification of Power-On Reset (5V)

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Temperature	-	-40	25	85	°C
Reset voltage	V+	-	2	-	V
Quiescent current	Vin>reset voltage	-	1	-	nA



## 4.4.6 Specification of Temperature Sensor

PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
Supply voltage <sup>[1]</sup>	2.5	-	5.5	V	
Temperature	-40	-	125	°C	
Current consumption	6.4	-	10.5	uA	
Gain	-1.95	-2	-2.05	mV/°C	
Offset	688	708	730	mV	Temp=0 °C

Notes:

1. Internal operation voltage comes from LDO.

## 4.4.7 Specification of Comparator

PARAMETER	MIN.	TYP.	MAX.	CONDITION
Temperature	-40°C	25 °C	85°C	-
VDD	2.4	3	5.5	-
VDD current	-	20uA	40uA	20uA@VDD=3V
Input offset voltage	-	5mV	15mV	-
Output swing	0.1	-	VDD-0.1	-
Input common mode range	0.1	-	VDD-1.2	-
DC gain	-	70dB	-	-
Propagation delay	-	200ns	-	@VCM=1.2V & VDIFF=0.1V
Comparison voltage	10mV	20mV	-	20mV@VCM=1V 50mV@VCM=0.1V 50mV@VCM=VDD-1.2 @10mV for non-hysteresis
Hysteresis	-	±10mV	-	One bit control W/O & W. hysteresis @VCM=0.4V ~ VDD-1.2V
Wake up time	-	-	2us	@CINP=1.3V CINN=1.2V



## 4.4.8 Specification of USB PHY

### 4.4.8.1 USB DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP	MAX.	UNIT
V <sub>IH</sub>	Input high (driven)		2.0			V
V <sub>IL</sub>	Input low				0.8	V
V <sub>DI</sub>	Differential input sensitivity	PADP-PADM	0.2			V
V <sub>CM</sub>	Differential common-mode range	Includes V <sub>DI</sub> range	0.8		2.5	V
V <sub>SE</sub>	Single-ended receiver threshold		0.8		2.0	V
	Receiver hysteresis			200		mV
V <sub>OL</sub>	Output low (driven)		0		0.3	V
V <sub>OH</sub>	Output high (driven)		2.8		3.6	V
V <sub>CRS</sub>	Output signal cross voltage		1.3		2.0	V
R <sub>PU</sub>	Pull-up resistor		1.425		1.575	kΩ
R <sub>PD</sub>	Pull-down resistor		14.25		15.75	kΩ
V <sub>TRM</sub>	Termination Voltage for upstream port pull up (R <sub>PU</sub> )		3.0		3.6	V
Z <sub>DRV</sub>	Driver output resistance	Steady state drive*		10		Ω
C <sub>IN</sub>	Transceiver capacitance	Pin to GND			20	pF

\*Driver output resistance doesn't include series resistor resistance.



#### 4.4.8.2 USB Full-Speed Driver Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP	MAX.	UNIT
T <sub>FR</sub>	Rise Time	C <sub>L</sub> =50p	4		20	ns
T <sub>FF</sub>	Fall Time	C <sub>L</sub> =50p	4		20	ns
T <sub>FRFF</sub>	Rise and fall time matching	T <sub>FRFF</sub> =T <sub>FR</sub> /T <sub>FF</sub>	90		111.11	%


#### 4.4.8.3 USB Power Dissipation

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP	MAX.	UNIT
I <sub>VDDREG</sub> (Full Speed)	VDDD and VDDREG Supply Current (Steady State)	Standby		50		uA
		Input mode				uA
		Output mode				uA




## 5 PACKAGE DIMENSIONS

### 5.1.1 100L LQFP (14x14x1.4 mm footprint 2.0mm)




## 5.1.2 64L LQFP (10x10x1.4mm footprint 2.0 mm )





## 5.1.3 48L LQFP (7x7x1.4mm footprint 2.0mm)





## 6 REVISION HISTORY

VERSION	DATE	PAGE/ CHAP.	DESCRIPTION
V1.12	April 9, 2010	-	Initial issued
V1.13	May 31, 2010	4.2	1. Add operation current of DC characteristics
V1.14	Aug 23, 2010	5.2	2. Modify operation current of DC characteristics



## Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

---

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

---

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*