ut std_logic_vector(15 downto 0);
a:in std_logic_vector(3 downto 0);
s,w,r:in std_logic );
end lach;
architecture behave of lach is
Signal qind: std_logic_vector(15 downto 0);
Signal qoutd: std_logic_vector(15 downto 0);
begin
process(s)
begin
if s'event and s='0' then
qoutd<=d;
qind<=qin;
end if;
if w='0' and a="1000" then qout<=qoutd;
elsif r='0' and a="0010" then d<=qind;
end if;
end process;
end behave;ut std_logic
--qut std_logic_vector(7 downto 0)
);
end latch373;
architecture rtl of latch373 is
signal q_temp: std_logic_vector(7 downto 0);
begin
q0<=q_temp(0);
q1<=q_temp(1);
q2<=q_temp(2);
q3<=q_temp(3);
q4<=q_temp(4);
q5<=q_temp(5);
q6<=q_temp(6);
q7<=q_temp(7);
process(oe,g,d)
begin
if(oe='0')then
if(g='1')then
q_temp<=d;
end if;
else
q_temp<="zzzzzzzz";这个地方有问题，而且大小写不一样的错
end if;
end process;
end rtl;
哪位大侠帮忙看看阿| 欢迎光临 电子技术论坛_中国专业的电子工程师学习交流社区-中电网技术论坛 (http://bbs.eccn.com/) | Powered by Discuz! 7.0.0 |