1) Digital Still Camera/Camcorder Encode Application for 10-Bit Pixel Data Using Raw Pixel Mode模式下,如何将ADV212连接到16-bit Host CPU?要通过25线连接到PC,如何连啊?
2) the FIFO threshold registers (FFTHRP, FFTHRC, FFTHRA) 的功能?
3) 在用轮流监测来确认固件正确下载的过程中(Initialization Procedure Using Polling:), 如何Poll EIRQFLG[10]?
4) This signal must be asserted high for one VCLK cycle, at the start of a frame, on the first pixel sample.
如何理解,在一帧的开始和第一个像素采样的关系,是主从还是或的关系?
5)如何在verilog中描述时序信号的关系,比如ADV212的图28(Raw Pixel Mode Encode )?
6) The host interface is used for configuration, control, and status functions, as well as for transferring compressed data streams. 如何翻译?
7) ADV212评估板ADV202P160Fsch.pdf中,为何用了两片24LC512 EEPROM?
欢迎光临 电子技术论坛_中国专业的电子工程师学习交流社区-中电网技术论坛 (http://bbs.eccn.com/) | Powered by Discuz! 7.0.0 |