首页 | 新闻 | 新品 | 文库 | 方案 | 视频 | 下载 | 商城 | 开发板 | 数据中心 | 座谈新版 | 培训 | 工具 | 博客 | 论坛 | 百科 | GEC | 活动 | 主题月 | 电子展
返回列表 回复 发帖

[求助]尝试FPGA例子不成功

[求助]尝试FPGA例子不成功

刚用附送的光盘里的例子试了下,发现下载时显示连接不上,是什么问题呢

我的是并口连接,我已经检查过电缆,也试过将并口设置为旧式即插即用型,也是出现下面这问题

Welcome to iMPACT! - The intelligent Multi-purpose Programming And Configuration Tool
AutoDetecting cable. Please wait.
CB_PROGRESS_START - Starting Operation.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Connecting to cable (Parallel Port - LPT2).
Connecting to cable (Parallel Port - LPT3).
Connecting to cable (COM1 Port).
Cable connection failed.
Connecting to cable (COM2 Port).
Cable connection failed.
Connecting to cable (COM3 Port).
Cable connection failed.
Connecting to cable (COM4 Port).
Cable connection failed.
Elapsed time = 25 sec.
Cable autodetection failed.
'1': Loading file 'xtest1.bit' ...
done.

还有这个ModelSim 6.0是怎么一回事,老是报错

Updating: Generate Expected Simulation Results

Starting: 'exewrap -tapkeep -mode pipe -sen 50 -tcl -command C:/Xilinx/data/projnav/__simulateAnnoTestBench.tcl __antTOano.rsp'
Creating TCL Process
Running Automatic Do File: counter_tbw.ado
Starting: '@HKLM/SOFTWARE/Classes/XLNXEDA/products/DESIGNCNTR10/paths/VSystemPath/@/vsim -c -do counter_tbw.ado'
fatal error(0002): The system cannot find the file specified.

Tcl Unable to run the process due to a system error.

VSim failed to simulate annotated testbench
Reason:
Done: failed with exit code: 0002.

那么仿真是怎么一回事,老报错

返回列表