 
- UID
- 145512
- 性别
- 男
|
各位大侠:
小弟现在有个问题想请教。
输入捕捉里有个 delay counter control register(DLYCT). Data sheet 描述如下:
After detection of a valid edge on an input capture pin,the delay
counter counts the pre-selecterd number of [(dly_cnt+1)*4]bus clock
cycles,then it will generate a pulse on its output
if the level of input signal,after the preset delay,is the opposite of the
level before the transition.This will avoid reaction to narrow input
pulses.
请问 generate a pulse是做什么用的?如果配置了这个寄存器,中断该怎么产生呢?是来个有效边沿就产生中断还是延时
结束后产生中断?
请指教!谢谢! |
|