verilog编译时出错：EVENT INTEGER REAL REALTIME REG TIME AUTOMATIC IDENT STRING INTEGER, AUTOMATIC, STRING, EVENT, REG

fightinmyway

请各位大侠指教：verilog编译时提示：EVENT INTEGER REAL REALTIME REG TIME AUTOMATIC IDENT STRING是什么原因啊！多谢！