首页 | 新闻 | 新品 | 文库 | 方案 | 视频 | 下载 | 商城 | 开发板 | 数据中心 | 座谈新版 | 培训 | 工具 | 博客 | 论坛 | 百科 | GEC | 活动 | 主题月 | 电子展

FPGA/CPLD可编程逻辑

[ 26527 主题 / 25683 回复 ]

收藏 RSS精华

版块介绍: 讨论关于FPGA和CPLD的相关话题！

版主: boyfly, stone133, flanix, bydxdtcdj, 电子狂热, xcx_hust, benbenfei, AndyLee008

1 ...167168169170171172173174175176... 664
返回首页 发帖

FPGA/CPLD可编程逻辑

    标题 作者 回复/查看 最后发表
common   代码编译正确，但是不能按照设计显示，求大神指教 yuchengze 2016-11-24 0/476 yuchengze 2016-11-24 21:22
common   Xilinx FPGA入门35：超声波测距终极结果显示之乘法器IP解析 yuchengze 2016-11-24 0/460 yuchengze 2016-11-24 21:21
common   lattice菜鸟求助 yuchengze 2016-11-24 0/704 yuchengze 2016-11-24 21:19
common   FPGA配置文件的问题 yuchengze 2016-11-24 0/467 yuchengze 2016-11-24 21:16
common   Cyclone V Soc型号 yuchengze 2016-11-24 0/447 yuchengze 2016-11-24 21:15
common   关于FPGA连续写入FIFO后NiosII读取数据错误的问题 yuchengze 2016-11-24 0/375 yuchengze 2016-11-24 21:14
common   Xilinx FPGA入门连载37：SRAM读写测试之时序解读 yuchengze 2016-11-24 0/448 yuchengze 2016-11-24 21:12
common   有人用FPGA做过视频图像的自动白平衡算法没？求交流 yuchengze 2016-11-24 0/492 yuchengze 2016-11-24 21:11
common   感谢kaiseradler，帮我解决了spartan6的配置问题，与诸位分享 yuchengze 2016-11-24 0/787 yuchengze 2016-11-24 21:10
common   关于两块FPGA板之间做简单同步出现的问题 yuchengze 2016-11-24 0/599 yuchengze 2016-11-24 21:10
common   安装xilinx ISE 12.4软件 yuchengze 2016-11-24 0/605 yuchengze 2016-11-24 21:08
common   Xilinx FPGA入门连载48：FPGA片内RAM实例之RAM配置 yuchengze 2016-11-24 0/498 yuchengze 2016-11-24 21:06
common   FPGA视频课程-第三章 入门基础 yuchengze 2016-11-24 0/464 yuchengze 2016-11-24 21:05
common   NIOS软核美国根本没人用，都是厂家忽悠，还是别学了 yuchengze 2016-11-24 0/830 yuchengze 2016-11-24 21:04
common   FPGA开发板 yuchengze 2016-11-24 0/422 yuchengze 2016-11-24 21:03
common   ISE MAP时间长，请大家帮忙看看！ yuchengze 2016-11-24 0/419 yuchengze 2016-11-24 21:02
common   FPGA实战演练逻辑篇67：测试脚本编写 yuchengze 2016-11-24 0/436 yuchengze 2016-11-24 21:00
common   ISE PhysDesignRules yuchengze 2016-11-24 0/487 yuchengze 2016-11-24 21:00
common   怎么约束逻辑在bank里面，求刺！ yuchengze 2016-11-24 0/321 yuchengze 2016-11-24 20:59
common   Xilinx FPGA入门连载50：FPGA片内RAM实例之chipscope在线调试 [ yuchengze 2016-11-24 0/510 yuchengze 2016-11-24 20:58
common   DDR3功能仿真初始化失败 yuchengze 2016-11-24 0/370 yuchengze 2016-11-24 20:56
common   Xilinx FPGA入门连载49：FPGA片内RAM实例之功能仿真 yuchengze 2016-11-24 0/508 yuchengze 2016-11-24 20:55
common   京微雅格FPGA飞控方案 yuchengze 2016-11-24 0/430 yuchengze 2016-11-24 20:54
common   关于FPGA板块的发展个人措施 yuchengze 2016-11-24 0/588 yuchengze 2016-11-24 20:53
common   CPLD的Fit Design无法通过 yuchengze 2016-11-24 0/504 yuchengze 2016-11-24 20:51
common   CycloneIV控制DDR2的最大时钟频率是多少？ [ yuchengze 2016-11-24 0/344 yuchengze 2016-11-24 20:51
common   想找一个串口转VGA信号的板子，有谁知道吗，谢谢。。。。。 yuchengze 2016-11-24 0/377 yuchengze 2016-11-24 20:50
common   SDRAM控制器疑问 yuchengze 2016-11-24 0/337 yuchengze 2016-11-24 20:49
common   Xilinx FPGA入门连载54：FPGA 片内FIFO实例之chipscope在线调试 yuchengze 2016-11-24 0/462 yuchengze 2016-11-24 20:48
common   求大家给些建议！FPGA选择哪个方向比较有前途呢？ yuchengze 2016-11-24 0/478 yuchengze 2016-11-24 20:46
common   关于CCD和采集卡像素分辨率匹配的问题 [ yuchengze 2016-11-24 0/501 yuchengze 2016-11-24 20:45
common   一个FPGA扩展DDR3的实例应用代码 yuchengze 2016-11-24 0/421 yuchengze 2016-11-24 20:44
common   VHDL 元件例化语句 判断 yuchengze 2016-11-24 0/509 yuchengze 2016-11-24 20:43
common   模块的例化问题 yuchengze 2016-11-24 0/295 yuchengze 2016-11-24 20:41
common   lattice machxo2的原理图封装没有找到，哪位有呀？ yuchengze 2016-11-24 0/291 yuchengze 2016-11-24 20:40
common   LX9通过Master SPI 方式配置数据遇到问题 yuchengze 2016-11-24 0/315 yuchengze 2016-11-24 20:38
common   FPGA的JTAG口无法检测到 yuchengze 2016-11-24 0/415 yuchengze 2016-11-24 20:37
common   FPGA FFT核的仿真与Matlab仿真结果差异很大 yuchengze 2016-11-24 0/649 yuchengze 2016-11-24 20:36
common   MCU通过SPI读写FPGA内部例化的RAM核数据 yuchengze 2016-11-24 0/353 yuchengze 2016-11-24 20:35
common   EtherCAT、RGMII千兆网、光纤SFP、图像算法——2016第2说 yuchengze 2016-11-24 0/361 yuchengze 2016-11-24 20:34
    类型 排序方式 时间范围    
1 ...167168169170171172173174175176... 664
返回首页 发帖